CAN BUS总线的FPGA实现源代码(Verilog语言).rar

[{"title":"（ 16 个子文件 29KB ） CAN BUS总线的FPGA实现源代码(Verilog语言).rar","children":[{"title":"can_registers.v <span style='color:#111;'> 28.56KB </span>","children":null,"spread":false},{"title":"can_register_asyn.v <span style='color:#111;'> 659B </span>","children":null,"spread":false},{"title":"can_defines.v <span style='color:#111;'> 386B </span>","children":null,"spread":false},{"title":"can_acf.v <span style='color:#111;'> 14.30KB </span>","children":null,"spread":false},{"title":"can_register_asyn_syn.v <span style='color:#111;'> 746B </span>","children":null,"spread":false},{"title":"can_btl.v <span style='color:#111;'> 6.20KB </span>","children":null,"spread":false},{"title":"timescale.v <span style='color:#111;'> 23B </span>","children":null,"spread":false},{"title":"can_bsp.v <span style='color:#111;'> 51.34KB </span>","children":null,"spread":false},{"title":"can_testbench.v <span style='color:#111;'> 50.35KB </span>","children":null,"spread":false},{"title":"can_register.v <span style='color:#111;'> 482B </span>","children":null,"spread":false},{"title":"can_top.v <span style='color:#111;'> 14.65KB </span>","children":null,"spread":false},{"title":"can_ibo.v <span style='color:#111;'> 319B </span>","children":null,"spread":false},{"title":"can_register_syn.v <span style='color:#111;'> 654B </span>","children":null,"spread":false},{"title":"can_testbench_defines.v <span style='color:#111;'> 554B </span>","children":null,"spread":false},{"title":"can_crc.v <span style='color:#111;'> 658B </span>","children":null,"spread":false},{"title":"can_fifo.v <span style='color:#111;'> 7.80KB </span>","children":null,"spread":false}],"spread":true}]