ARM7 Verilog 源代码

上传者: gong_wen | 上传时间: 2021-04-21 20:53:10 | 文件大小: 3.08MB | 文件类型: RAR
包arm7的verilog设计源代码,,和一个word说明书,,

文件下载

资源详情

[{"title":"( 62 个子文件 3.08MB ) ARM7 Verilog 源代码","children":[{"title":"arm7_core.doc <span style='color:#111;'> 6.29MB </span>","children":null,"spread":false},{"title":"arm7","children":[{"title":"SuperCPSR.v <span style='color:#111;'> 3.77KB </span>","children":null,"spread":false},{"title":"testbench_barrel.v <span style='color:#111;'> 3.50KB </span>","children":null,"spread":false},{"title":"test_barrel.out <span style='color:#111;'> 6.02KB </span>","children":null,"spread":false},{"title":"testbench_booth.v <span style='color:#111;'> 4.71KB </span>","children":null,"spread":false},{"title":"and10.regout <span style='color:#111;'> 121B </span>","children":null,"spread":false},{"title":"and10.dmemr <span style='color:#111;'> 162B </span>","children":null,"spread":false},{"title":"and10.dmem <span style='color:#111;'> 171B </span>","children":null,"spread":false},{"title":"addr_reg.v <span style='color:#111;'> 775B </span>","children":null,"spread":false},{"title":"CPUside.v <span style='color:#111;'> 25.69KB </span>","children":null,"spread":false},{"title":"test_alu.out <span style='color:#111;'> 3.72KB </span>","children":null,"spread":false},{"title":"barrel.v <span style='color:#111;'> 4.47KB </span>","children":null,"spread":false},{"title":"arm7.dmem <span style='color:#111;'> 57B </span>","children":null,"spread":false},{"title":"arm7.dmemout <span style='color:#111;'> 54B </span>","children":null,"spread":false},{"title":"wd_reg.v <span style='color:#111;'> 573B </span>","children":null,"spread":false},{"title":"testbench_AVLMemory.v <span style='color:#111;'> 3.79KB </span>","children":null,"spread":false},{"title":"arm7.regsr <span style='color:#111;'> 55B </span>","children":null,"spread":false},{"title":"armdatapath.v <span style='color:#111;'> 8.54KB </span>","children":null,"spread":false},{"title":"and10.imem <span style='color:#111;'> 513B </span>","children":null,"spread":false},{"title":"regfile.v <span style='color:#111;'> 20.18KB </span>","children":null,"spread":false},{"title":"armcontroller.v <span style='color:#111;'> 41.54KB </span>","children":null,"spread":false},{"title":"testbench_regfile.v <span style='color:#111;'> 4.15KB </span>","children":null,"spread":false},{"title":"Memoryside.v <span style='color:#111;'> 7.17KB </span>","children":null,"spread":false},{"title":"MemoryInterface.v <span style='color:#111;'> 1.99KB </span>","children":null,"spread":false},{"title":"and10.dmemout <span style='color:#111;'> 162B </span>","children":null,"spread":false},{"title":"SimpleMemory.v <span style='color:#111;'> 3.86KB </span>","children":null,"spread":false},{"title":"shift_maker.v <span style='color:#111;'> 1.35KB </span>","children":null,"spread":false},{"title":"testbench_dedsec.v <span style='color:#111;'> 10.12KB </span>","children":null,"spread":false},{"title":"testbench_regfile3.v <span style='color:#111;'> 4.44KB </span>","children":null,"spread":false},{"title":"testbench_regfile4.v <span style='color:#111;'> 4.48KB </span>","children":null,"spread":false},{"title":"test_addr_reg.out <span style='color:#111;'> 650B </span>","children":null,"spread":false},{"title":"arm7.imem <span style='color:#111;'> 228B </span>","children":null,"spread":false},{"title":"testbench_regfile2.v <span style='color:#111;'> 4.25KB </span>","children":null,"spread":false},{"title":"test_reg.out <span style='color:#111;'> 1.10KB </span>","children":null,"spread":false},{"title":"do_verilog <span style='color:#111;'> 266B </span>","children":null,"spread":false},{"title":"test_wd_reg.out <span style='color:#111;'> 828B </span>","children":null,"spread":false},{"title":"arm7_sys.v <span style='color:#111;'> 1.71KB </span>","children":null,"spread":false},{"title":"arm7.dmemr <span style='color:#111;'> 54B </span>","children":null,"spread":false},{"title":"transcript <span style='color:#111;'> 128B </span>","children":null,"spread":false},{"title":"AVLMemory.v <span style='color:#111;'> 4.63KB </span>","children":null,"spread":false},{"title":"testbench_arm7.v <span style='color:#111;'> 9.77KB </span>","children":null,"spread":false},{"title":"alu_structural.v <span style='color:#111;'> 14.93KB </span>","children":null,"spread":false},{"title":"testbench_wd_reg.v <span style='color:#111;'> 1.72KB </span>","children":null,"spread":false},{"title":"test_regfile.out <span style='color:#111;'> 6.64KB </span>","children":null,"spread":false},{"title":"alu.v <span style='color:#111;'> 4.69KB </span>","children":null,"spread":false},{"title":"test_booth.out <span style='color:#111;'> 616B </span>","children":null,"spread":false},{"title":"sign_extend.v <span style='color:#111;'> 4.03KB </span>","children":null,"spread":false},{"title":"booth.v <span style='color:#111;'> 2.44KB </span>","children":null,"spread":false},{"title":"testbench_SimpleMemory.v <span style='color:#111;'> 3.62KB </span>","children":null,"spread":false},{"title":"testbench_CPUside.v <span style='color:#111;'> 6.94KB </span>","children":null,"spread":false},{"title":"and10.regsr <span style='color:#111;'> 121B </span>","children":null,"spread":false},{"title":"clock.v <span style='color:#111;'> 304B </span>","children":null,"spread":false},{"title":"arm7.regout <span style='color:#111;'> 55B </span>","children":null,"spread":false},{"title":"testbench_controller.v <span style='color:#111;'> 8.53KB </span>","children":null,"spread":false},{"title":"testbench_memory.v <span style='color:#111;'> 2.91KB </span>","children":null,"spread":false},{"title":"exception.mem <span style='color:#111;'> 190B </span>","children":null,"spread":false},{"title":"defines.v <span style='color:#111;'> 4.22KB </span>","children":null,"spread":false},{"title":"accessories.v <span style='color:#111;'> 5.87KB </span>","children":null,"spread":false},{"title":"testbench_alu.v <span style='color:#111;'> 4.70KB </span>","children":null,"spread":false},{"title":"arm7.v <span style='color:#111;'> 3.48KB </span>","children":null,"spread":false},{"title":"testbench_addr_reg.v <span style='color:#111;'> 1.65KB </span>","children":null,"spread":false}],"spread":false},{"title":"ReadMe.txt <span style='color:#111;'> 76B </span>","children":null,"spread":false}],"spread":true}]

评论信息

  • jacant :
    很不错,有文档,不过有一份积分更少的,值得研究
    2016-04-27
  • seagate_xx :
    代码详尽,完档完整(英文文档),还有一个作者的README,这份ARM7值得下载并研究。
    2014-06-21

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明