[{"title":"( 3 个子文件 49.13MB ) SystemVerilog硬件设计及建模中文+英文+课件","children":[{"title":"SystemVerilog硬件设计及建模","children":[{"title":"SystemVerilog for Design(2nd edition).pdf <span style='color:#111;'> 2.90MB </span>","children":null,"spread":false},{"title":"SystemVerilog硬件设计及建模.pdf <span style='color:#111;'> 50.06MB </span>","children":null,"spread":false},{"title":"SystemVerilog硬件设计及建模(课件).rar <span style='color:#111;'> 145.32KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]