[{"title":"( 2 个子文件 595KB ) verilog代码实现usb2.0.rar","children":[{"title":"usb完整代码.rar <span style='color:#111;'> 253.52KB </span>","children":null,"spread":false},{"title":"USB2_0控制器CY7C68013与FPGA接口的VerilogHDL实现.rar <span style='color:#111;'> 357.19KB </span>","children":null,"spread":false}],"spread":true}]