FPGA gtp设计

[{"title":"（ 6 个子文件 4.77MB ） FPGA gtp设计","children":[{"title":"GTP","children":[{"title":"高性能FPGA_中的高速SERDES接口.pdf <span style='color:#111;'> 581.41KB </span>","children":null,"spread":false},{"title":"串行解串器的四种不同架构.pdf <span style='color:#111;'> 606.39KB </span>","children":null,"spread":false},{"title":"FPGA高速收发器.doc <span style='color:#111;'> 34.50KB </span>","children":null,"spread":false},{"title":"serdes_cml_interface.pdf <span style='color:#111;'> 527.95KB </span>","children":null,"spread":false},{"title":"FPGA高速串行收发器_GTP_GTX.doc <span style='color:#111;'> 2.30MB </span>","children":null,"spread":false},{"title":"SERDES_Introduction.ppt <span style='color:#111;'> 1.50MB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]