ISCA2018.rar

[{"title":"（ 64 个子文件 61.32MB ） ISCA2018.rar","children":[{"title":"ISCA2018","children":[{"title":"Languages & Models","children":[{"title":"A Hardware Accelerator for Tracing Garbage Collection.pdf <span style='color:#111;'> 440.37KB </span>","children":null,"spread":false},{"title":"Charm_ A Language for Closed-Form High-Level Architecture Modeling.pdf <span style='color:#111;'> 920.06KB </span>","children":null,"spread":false},{"title":"Constructing a Weak Memory Model.pdf <span style='color:#111;'> 384.68KB </span>","children":null,"spread":false}],"spread":true},{"title":"Storage","children":[{"title":"GraFBoost_Using Accelerated Flash Storage for External Graph Analytics.pdf <span style='color:#111;'> 251.99KB </span>","children":null,"spread":false},{"title":"FLIN_Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives.pdf <span style='color:#111;'> 664.49KB </span>","children":null,"spread":false},{"title":"2B-SSD_The Case for Dual, Byte- and Block-Addressable Solid-State Drives.pdf <span style='color:#111;'> 569.77KB </span>","children":null,"spread":false}],"spread":true},{"title":"Persistence","children":[{"title":"RANA_Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM.pdf <span style='color:#111;'> 679.24KB </span>","children":null,"spread":false},{"title":"ACCORD_Enabling Associativity for Gigascale DRAM Caches by Coordinating Way-Install and Way-Prediction.pdf <span style='color:#111;'> 231.26KB </span>","children":null,"spread":false},{"title":"Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM Based Last Level Cache.pdf <span style='color:#111;'> 845.34KB </span>","children":null,"spread":false}],"spread":true},{"title":"Coherence & Memory Ordering","children":[{"title":"Non-Speculative Store Coalescing in Total Store Order.pdf <span style='color:#111;'> 692.64KB </span>","children":null,"spread":false},{"title":"Spandex_A Flexible Interface for Efficient Heterogeneous Coherence.pdf <span style='color:#111;'> 1.01MB </span>","children":null,"spread":false},{"title":"ProtoGen_Automatically Generating Directory Cache Coherence Protocols from Atomic Specifications.pdf <span style='color:#111;'> 294.16KB </span>","children":null,"spread":false},{"title":"Dynamic Memory Dependence Predication.pdf <span style='color:#111;'> 217.23KB </span>","children":null,"spread":false}],"spread":true},{"title":"Accelerators for Emerging Apps","children":[{"title":"GenAx_A Genome Sequencing Accelerator.pdf <span style='color:#111;'> 447.38KB </span>","children":null,"spread":false},{"title":"Computation Reuse in DNNs by Exploiting Input Similarity.pdf <span style='color:#111;'> 375.40KB </span>","children":null,"spread":false},{"title":"PROMISE_An End-to-End Design of a Programmable Mixed-Signal Accelerator for Machine Learning Algorithms.pdf <span style='color:#111;'> 883.58KB </span>","children":null,"spread":false}],"spread":true},{"title":"Mobile Platforms","children":[{"title":"Exploring Predictive Replacement Policies for Instruction Cache and Branch Target Buffer.pdf <span style='color:#111;'> 1.54MB </span>","children":null,"spread":false},{"title":"Euphrates_Algorithm-SoC Co-Design for Low-Power Mobile Continuous Vision.pdf <span style='color:#111;'> 7.69MB </span>","children":null,"spread":false},{"title":"Stitch_Fusible Heterogeneous Accelerators Enmeshed with Many-Core Architecture for Wearables.pdf <span style='color:#111;'> 2.30MB </span>","children":null,"spread":false},{"title":"EVA²_Exploiting Temporal Redundancy in Live Computer Vision.pdf <span style='color:#111;'> 983.77KB </span>","children":null,"spread":false},{"title":"Guaranteeing Local Differential Privacy on Ultra-Low-Power Systems.pdf <span style='color:#111;'> 1020.09KB </span>","children":null,"spread":false}],"spread":true},{"title":"Machine Learning Systems 1","children":[{"title":"UCNN_Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition.pdf <span style='color:#111;'> 697.97KB </span>","children":null,"spread":false},{"title":"Energy-Efficient Neural Network Accelerator Based on Outlier-Aware Low-Precision Computation.pdf <span style='color:#111;'> 863.08KB </span>","children":null,"spread":false},{"title":"GANAX_A Unified MIMD-SIMD Acceleration for Generative Adversarial Networks.pdf <span style='color:#111;'> 783.29KB </span>","children":null,"spread":false},{"title":"SnaPEA_Predictive Early Activation for Reducing Computation in Deep Convolutional Neural Networks.pdf <span style='color:#111;'> 913.17KB </span>","children":null,"spread":false}],"spread":true},{"title":"Prefetching","children":[{"title":"Criticality Aware Tiered Cache Hierarchy.pdf <span style='color:#111;'> 315.16KB </span>","children":null,"spread":false},{"title":"Division of Labor_A More Effective Approach to Prefetching.pdf <span style='color:#111;'> 1.22MB </span>","children":null,"spread":false},{"title":"Rethinking Belady’s Algorithm to Accommodate Prefetching.pdf <span style='color:#111;'> 2.58MB </span>","children":null,"spread":false}],"spread":true},{"title":"Clouds&Datacenters","children":[{"title":"FireSim_FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud.pdf <span style='color:#111;'> 1.04MB </span>","children":null,"spread":false},{"title":"A Configurable Cloud-Scale DNN Processor for Real_Time AI.pdf <span style='color:#111;'> 271.78KB </span>","children":null,"spread":false},{"title":"Virtual Melting Temperature_Managing Server Load to Minimize Cooling Overhead with Phase Change Materials.pdf <span style='color:#111;'> 1.14MB </span>","children":null,"spread":false}],"spread":true},{"title":"Security","children":[{"title":"Mobilizing the Micro-Ops_Exploiting Context Sensitive Decoding for Security and Energy Efficiency.pdf <span style='color:#111;'> 2.62MB </span>","children":null,"spread":false},{"title":"Hiding Intermittent Information Leakage with Architectural Support for Blinking.pdf <span style='color:#111;'> 389.60KB </span>","children":null,"spread":false},{"title":"Mitigating Wordline Crosstalk using Adaptive Trees of Counters.pdf <span style='color:#111;'> 1.39MB </span>","children":null,"spread":false},{"title":"Nonblocking Memory Refresh.pdf <span style='color:#111;'> 894.90KB </span>","children":null,"spread":false},{"title":"Practical Memory Safety with REST.pdf <span style='color:#111;'> 399.29KB </span>","children":null,"spread":false}],"spread":true},{"title":"Virtual Memory","children":[{"title":"SEESAW_Using Superpages to Improve VIPT Caches.pdf <span style='color:#111;'> 903.99KB </span>","children":null,"spread":false},{"title":"Scheduling Page Table Walks for Irregular GPU Applications.pdf <span style='color:#111;'> 1.44MB </span>","children":null,"spread":false},{"title":"Get Out of the Valley_Power-Efficient Address Mapping for GPUs.pdf <span style='color:#111;'> 357.42KB </span>","children":null,"spread":false},{"title":"A Case for Richer Cross-Layer Abstractions_Bridging the Semantic Gap with Expressive Memory.pdf <span style='color:#111;'> 335.45KB </span>","children":null,"spread":false}],"spread":true},{"title":"Emerging Memory 2","children":[{"title":"Lazy Persistency_A High-Performing and Write-Efficient Software Persistency Technique.pdf <span style='color:#111;'> 1.21MB </span>","children":null,"spread":false},{"title":"Hardware Supported Permission Checks on Persistent Objects for Performance and Programmability.pdf <span style='color:#111;'> 646.20KB </span>","children":null,"spread":false},{"title":"DHTM_Durable Hardware Transactional Memory.pdf <span style='color:#111;'> 370.68KB </span>","children":null,"spread":false}],"spread":true},{"title":"Interconnection Networks","children":[{"title":"TCEP_Traffic Consolidation for Energy-Proportional High-Radix Networks.pdf <span style='color:#111;'> 467.83KB </span>","children":null,"spread":false},{"title":"FastTrack_Leveraging Heterogeneous FPGA Wires to Design Low-Cost High-Performance Soft NoCs.pdf <span style='color:#111;'> 254.71KB </span>","children":null,"spread":false},{"title":"Modular Routing Design for Chiplet-based Systems.pdf <span style='color:#111;'> 1.07MB </span>","children":null,"spread":false},{"title":"Synchronized Progress in Interconnection Networks (SPIN)_A New Theory for Deadlock Freedom.pdf <span style='color:#111;'> 9.15MB </span>","children":null,"spread":false}],"spread":true},{"title":"Emerging Memory 1","children":[{"title":"Neural Cache_Bit-Serial In-Cache Acceleration of Deep Neural Networks.pdf <span style='color:#111;'> 3.89MB </span>","children":null,"spread":false},{"title":"Scaling Datacenter Accelerators with Compute-Reuse Architectures.pdf <span style='color:#111;'> 2.22MB </span>","children":null,"spread":false},{"title":"Enabling Scientific Computing on Memristive Accelerators.pdf <span style='color:#111;'> 851.29KB </span>","children":null,"spread":false}],"spread":false},{"title":"Emerging Paradigms","children":[{"title":"Flexon_A Flexible Digital Neuron for Efficient Spiking Neural Network Simulations.pdf <span style='color:#111;'> 440.96KB </span>","children":null,"spread":false},{"title":"Architecting a Stochastic Computing Unit with Molecular Optical Devices.pdf <span style='color:#111;'> 1.44MB </span>","children":null,"spread":false},{"title":"Space-Time Algebra_A Model for Neocortical Computation.pdf <span style='color:#111;'> 275.96KB </span>","children":null,"spread":false}],"spread":false},{"title":"GPUs","children":[{"title":"The Locality Descriptor_A Holistic Cross-Layer Abstraction to Express Data Locality In GPUs.pdf <span style='color:#111;'> 604.35KB </span>","children":null,"spread":false},{"title":"Generic System Calls for GPUs.pdf <span style='color:#111;'> 863.78KB </span>","children":null,"spread":false},{"title":"RegMutex_Inter-Warp GPU Register Time-Sharing.pdf <span style='color:#111;'> 767.61KB </span>","children":null,"spread":false},{"title":"HetCore_TFET-CMOS Hetero-Device Architecture for CPUs and GPUs.pdf <span style='color:#111;'> 1.32MB </span>","children":null,"spread":false}],"spread":false},{"title":"Controllers & Control Systems","children":[{"title":"Yukta_Multilayer Resource Controllers to Maximize Efficiency.pdf <span style='color:#111;'> 789.24KB </span>","children":null,"spread":false},{"title":"RoboX_An End-to-End Solution to Accelerate Autonomous Control in Robotics.pdf <span style='color:#111;'> 767.25KB </span>","children":null,"spread":false},{"title":"DCS-ctrl_A Fast and Flexible Device-Control Mechanism for Device-Centric Server Architecture.pdf <span style='color:#111;'> 446.03KB </span>","children":null,"spread":false}],"spread":false},{"title":"Machine Learning Systems 2","children":[{"title":"Bit Fusion-Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Network.pdf <span style='color:#111;'> 890.22KB </span>","children":null,"spread":false},{"title":"Gist_Efficient Data Encoding for Deep Neural Network Training.pdf <span style='color:#111;'> 317.26KB </span>","children":null,"spread":false},{"title":"The Dark Side of DNN Pruning.pdf <span style='color:#111;'> 631.52KB </span>","children":null,"spread":false},{"title":"Prediction Based Execution on Deep Neural Networks.pdf <span style='color:#111;'> 708.52KB </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":true}]