verilog Bresenham算法生成圆

上传者: czlilac | 上传时间: 2021-09-14 09:10:18 | 文件大小: 265KB | 文件类型: RAR
利用verilog语言与Bresenham算法生成的圆

文件下载

资源详情

[{"title":"( 58 个子文件 265KB ) verilog Bresenham算法生成圆","children":[{"title":"DrawRound","children":[{"title":"DrawRound_test.v.bak <span style='color:#111;'> 2.24KB </span>","children":null,"spread":false},{"title":"Round_summary.html <span style='color:#111;'> 3.33KB </span>","children":null,"spread":false},{"title":"round.dat <span style='color:#111;'> 3.45KB </span>","children":null,"spread":false},{"title":"DrawRound_test_v_isim_beh.exe <span style='color:#111;'> 190.72KB </span>","children":null,"spread":false},{"title":"transcript <span style='color:#111;'> 451B </span>","children":null,"spread":false},{"title":"Round.xst <span style='color:#111;'> 73B </span>","children":null,"spread":false},{"title":"DrawRound_test_v_stx.prj <span style='color:#111;'> 120B </span>","children":null,"spread":false},{"title":"Round.v <span style='color:#111;'> 1.55KB </span>","children":null,"spread":false},{"title":".lso <span style='color:#111;'> 6B </span>","children":null,"spread":false},{"title":"isim.tmp_save","children":[{"title":"_1 <span style='color:#111;'> 2.72KB </span>","children":null,"spread":false}],"spread":true},{"title":"Round.ngc <span style='color:#111;'> 8.78KB </span>","children":null,"spread":false},{"title":"isim","children":[{"title":"temp","children":[{"title":"hdpdeps.ref <span style='color:#111;'> 398B </span>","children":null,"spread":false},{"title":"vlg3A","children":[{"title":"_draw_round__test__v.bin <span style='color:#111;'> 6.52KB </span>","children":null,"spread":false}],"spread":false},{"title":"hdllib.ref <span style='color:#111;'> 270B </span>","children":null,"spread":false},{"title":"vlg5C","children":[{"title":"_round.bin <span style='color:#111;'> 7.23KB </span>","children":null,"spread":false}],"spread":false},{"title":"vlg2D","children":[{"title":"glbl.bin <span style='color:#111;'> 3.32KB </span>","children":null,"spread":false}],"spread":false}],"spread":true},{"title":"work","children":[{"title":"hdpdeps.ref <span style='color:#111;'> 374B </span>","children":null,"spread":false},{"title":"vlg3A","children":[{"title":"_draw_round__test__v.bin <span style='color:#111;'> 6.52KB </span>","children":null,"spread":false}],"spread":false},{"title":"_round","children":[{"title":"_round.h <span style='color:#111;'> 1.01KB </span>","children":null,"spread":false},{"title":"mingw","children":[{"title":"_round.obj <span style='color:#111;'> 29.22KB </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"hdllib.ref <span style='color:#111;'> 270B </span>","children":null,"spread":false},{"title":"glbl","children":[{"title":"glbl.h <span style='color:#111;'> 946B </span>","children":null,"spread":false},{"title":"mingw","children":[{"title":"glbl.obj <span style='color:#111;'> 24.59KB </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"_draw_round__test__v","children":[{"title":"xsim_draw_round__test__v.cpp <span style='color:#111;'> 2.23KB </span>","children":null,"spread":false},{"title":"_draw_round__test__v.h <span style='color:#111;'> 1.00KB </span>","children":null,"spread":false},{"title":"mingw","children":[{"title":"_draw_round__test__v.obj <span style='color:#111;'> 49.60KB </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"vlg5C","children":[{"title":"_round.bin <span style='color:#111;'> 7.23KB </span>","children":null,"spread":false}],"spread":false},{"title":"vlg2D","children":[{"title":"glbl.bin <span style='color:#111;'> 3.32KB </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":true},{"title":"Round.stx <span style='color:#111;'> 766B </span>","children":null,"spread":false},{"title":"Round.lso <span style='color:#111;'> 6B </span>","children":null,"spread":false},{"title":"DrawRound_test_v_beh.prj <span style='color:#111;'> 105B </span>","children":null,"spread":false},{"title":"Round.prj <span style='color:#111;'> 24B </span>","children":null,"spread":false},{"title":"isimwavedata.xwv <span style='color:#111;'> 20.13KB </span>","children":null,"spread":false},{"title":"_xmsgs","children":[{"title":"fuse.xmsgs <span style='color:#111;'> 369B </span>","children":null,"spread":false},{"title":"xst.xmsgs <span style='color:#111;'> 369B </span>","children":null,"spread":false}],"spread":false},{"title":"Round.cmd_log <span style='color:#111;'> 303B </span>","children":null,"spread":false},{"title":"vsim.wlf <span style='color:#111;'> 40.00KB </span>","children":null,"spread":false},{"title":"xilinxsim.ini <span style='color:#111;'> 16B </span>","children":null,"spread":false},{"title":"work","children":[{"title":"_info <span style='color:#111;'> 508B </span>","children":null,"spread":false},{"title":"@draw@round_test_v","children":[{"title":"_primary.vhd <span style='color:#111;'> 151B </span>","children":null,"spread":false},{"title":"verilog.asm <span style='color:#111;'> 23.96KB </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 1.39KB </span>","children":null,"spread":false}],"spread":false},{"title":"@round","children":[{"title":"_primary.vhd <span style='color:#111;'> 707B </span>","children":null,"spread":false},{"title":"verilog.asm <span style='color:#111;'> 11.92KB </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 1.39KB </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"Round.ngr <span style='color:#111;'> 7.10KB </span>","children":null,"spread":false},{"title":"DrawRound.ntrc_log <span style='color:#111;'> 171B </span>","children":null,"spread":false},{"title":"DrawRound_test.v <span style='color:#111;'> 2.24KB </span>","children":null,"spread":false},{"title":"isim.hdlsourcefiles <span style='color:#111;'> 122B </span>","children":null,"spread":false},{"title":"Round.v.bak <span style='color:#111;'> 1.55KB </span>","children":null,"spread":false},{"title":"isim.cmd <span style='color:#111;'> 14B </span>","children":null,"spread":false},{"title":"isim.log <span style='color:#111;'> 1.18KB </span>","children":null,"spread":false},{"title":"xst","children":[{"title":"projnav.tmp","children":null,"spread":false},{"title":"dump.xst","children":[{"title":"Round.prj","children":[{"title":"ntrc.scr <span style='color:#111;'> 1.12KB </span>","children":null,"spread":false},{"title":"ngx","children":[{"title":"opt","children":null,"spread":false},{"title":"notopt","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":false},{"title":"work","children":[{"title":"hdllib.ref <span style='color:#111;'> 51B </span>","children":null,"spread":false},{"title":"vlg5C","children":[{"title":"_round.bin <span style='color:#111;'> 7.20KB </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":false},{"title":"DrawRound.ise <span style='color:#111;'> 243.83KB </span>","children":null,"spread":false},{"title":"DrawRound.ise_ISE_Backup <span style='color:#111;'> 243.83KB </span>","children":null,"spread":false},{"title":"Round.syr <span style='color:#111;'> 15.51KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}]

评论信息

  • u014449040 :
    是用Verilog编写的,非常具有参考价值
    2014-08-19
  • heedle :
    作为参考,还不错的
    2013-12-24
  • u010044404 :
    VHDL源代码和testbench,很有用~~
    2013-08-03

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明