[{"title":"( 58 个子文件 265KB ) verilog Bresenham算法生成圆","children":[{"title":"DrawRound","children":[{"title":"DrawRound_test.v.bak <span style='color:#111;'> 2.24KB </span>","children":null,"spread":false},{"title":"Round_summary.html <span style='color:#111;'> 3.33KB </span>","children":null,"spread":false},{"title":"round.dat <span style='color:#111;'> 3.45KB </span>","children":null,"spread":false},{"title":"DrawRound_test_v_isim_beh.exe <span style='color:#111;'> 190.72KB </span>","children":null,"spread":false},{"title":"transcript <span style='color:#111;'> 451B </span>","children":null,"spread":false},{"title":"Round.xst <span style='color:#111;'> 73B </span>","children":null,"spread":false},{"title":"DrawRound_test_v_stx.prj <span style='color:#111;'> 120B </span>","children":null,"spread":false},{"title":"Round.v <span style='color:#111;'> 1.55KB </span>","children":null,"spread":false},{"title":".lso <span style='color:#111;'> 6B </span>","children":null,"spread":false},{"title":"isim.tmp_save","children":[{"title":"_1 <span style='color:#111;'> 2.72KB </span>","children":null,"spread":false}],"spread":true},{"title":"Round.ngc <span style='color:#111;'> 8.78KB </span>","children":null,"spread":false},{"title":"isim","children":[{"title":"temp","children":[{"title":"hdpdeps.ref <span style='color:#111;'> 398B </span>","children":null,"spread":false},{"title":"vlg3A","children":[{"title":"_draw_round__test__v.bin <span style='color:#111;'> 6.52KB </span>","children":null,"spread":false}],"spread":false},{"title":"hdllib.ref <span style='color:#111;'> 270B </span>","children":null,"spread":false},{"title":"vlg5C","children":[{"title":"_round.bin <span style='color:#111;'> 7.23KB </span>","children":null,"spread":false}],"spread":false},{"title":"vlg2D","children":[{"title":"glbl.bin <span style='color:#111;'> 3.32KB </span>","children":null,"spread":false}],"spread":false}],"spread":true},{"title":"work","children":[{"title":"hdpdeps.ref <span style='color:#111;'> 374B </span>","children":null,"spread":false},{"title":"vlg3A","children":[{"title":"_draw_round__test__v.bin <span style='color:#111;'> 6.52KB </span>","children":null,"spread":false}],"spread":false},{"title":"_round","children":[{"title":"_round.h <span style='color:#111;'> 1.01KB </span>","children":null,"spread":false},{"title":"mingw","children":[{"title":"_round.obj <span style='color:#111;'> 29.22KB </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"hdllib.ref <span style='color:#111;'> 270B </span>","children":null,"spread":false},{"title":"glbl","children":[{"title":"glbl.h <span style='color:#111;'> 946B </span>","children":null,"spread":false},{"title":"mingw","children":[{"title":"glbl.obj <span style='color:#111;'> 24.59KB </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"_draw_round__test__v","children":[{"title":"xsim_draw_round__test__v.cpp <span style='color:#111;'> 2.23KB </span>","children":null,"spread":false},{"title":"_draw_round__test__v.h <span style='color:#111;'> 1.00KB </span>","children":null,"spread":false},{"title":"mingw","children":[{"title":"_draw_round__test__v.obj <span style='color:#111;'> 49.60KB </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"vlg5C","children":[{"title":"_round.bin <span style='color:#111;'> 7.23KB </span>","children":null,"spread":false}],"spread":false},{"title":"vlg2D","children":[{"title":"glbl.bin <span style='color:#111;'> 3.32KB </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":true},{"title":"Round.stx <span style='color:#111;'> 766B </span>","children":null,"spread":false},{"title":"Round.lso <span style='color:#111;'> 6B </span>","children":null,"spread":false},{"title":"DrawRound_test_v_beh.prj <span style='color:#111;'> 105B </span>","children":null,"spread":false},{"title":"Round.prj <span style='color:#111;'> 24B </span>","children":null,"spread":false},{"title":"isimwavedata.xwv <span style='color:#111;'> 20.13KB </span>","children":null,"spread":false},{"title":"_xmsgs","children":[{"title":"fuse.xmsgs <span style='color:#111;'> 369B </span>","children":null,"spread":false},{"title":"xst.xmsgs <span style='color:#111;'> 369B </span>","children":null,"spread":false}],"spread":false},{"title":"Round.cmd_log <span style='color:#111;'> 303B </span>","children":null,"spread":false},{"title":"vsim.wlf <span style='color:#111;'> 40.00KB </span>","children":null,"spread":false},{"title":"xilinxsim.ini <span style='color:#111;'> 16B </span>","children":null,"spread":false},{"title":"work","children":[{"title":"_info <span style='color:#111;'> 508B </span>","children":null,"spread":false},{"title":"@draw@round_test_v","children":[{"title":"_primary.vhd <span style='color:#111;'> 151B </span>","children":null,"spread":false},{"title":"verilog.asm <span style='color:#111;'> 23.96KB </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 1.39KB </span>","children":null,"spread":false}],"spread":false},{"title":"@round","children":[{"title":"_primary.vhd <span style='color:#111;'> 707B </span>","children":null,"spread":false},{"title":"verilog.asm <span style='color:#111;'> 11.92KB </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 1.39KB </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"Round.ngr <span style='color:#111;'> 7.10KB </span>","children":null,"spread":false},{"title":"DrawRound.ntrc_log <span style='color:#111;'> 171B </span>","children":null,"spread":false},{"title":"DrawRound_test.v <span style='color:#111;'> 2.24KB </span>","children":null,"spread":false},{"title":"isim.hdlsourcefiles <span style='color:#111;'> 122B </span>","children":null,"spread":false},{"title":"Round.v.bak <span style='color:#111;'> 1.55KB </span>","children":null,"spread":false},{"title":"isim.cmd <span style='color:#111;'> 14B </span>","children":null,"spread":false},{"title":"isim.log <span style='color:#111;'> 1.18KB </span>","children":null,"spread":false},{"title":"xst","children":[{"title":"projnav.tmp","children":null,"spread":false},{"title":"dump.xst","children":[{"title":"Round.prj","children":[{"title":"ntrc.scr <span style='color:#111;'> 1.12KB </span>","children":null,"spread":false},{"title":"ngx","children":[{"title":"opt","children":null,"spread":false},{"title":"notopt","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":false},{"title":"work","children":[{"title":"hdllib.ref <span style='color:#111;'> 51B </span>","children":null,"spread":false},{"title":"vlg5C","children":[{"title":"_round.bin <span style='color:#111;'> 7.20KB </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":false},{"title":"DrawRound.ise <span style='color:#111;'> 243.83KB </span>","children":null,"spread":false},{"title":"DrawRound.ise_ISE_Backup <span style='color:#111;'> 243.83KB </span>","children":null,"spread":false},{"title":"Round.syr <span style='color:#111;'> 15.51KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}]