基于verilog编程实现的2048点FFT实现不使用IP核，

[{"title":"（ 9 个子文件 65KB ） 基于verilog编程实现的2048点FFT实现不使用IP核，","children":[{"title":"fft_2048.v <span style='color:#111;'> 7.71KB </span>","children":null,"spread":false},{"title":"input_sw.v <span style='color:#111;'> 567B </span>","children":null,"spread":false},{"title":"bfly_r2dit.v <span style='color:#111;'> 3.08KB </span>","children":null,"spread":false},{"title":"fft_ctrl.v <span style='color:#111;'> 14.19KB </span>","children":null,"spread":false},{"title":"fft说明文档.docx <span style='color:#111;'> 73.28KB </span>","children":null,"spread":false},{"title":"shift_process.v <span style='color:#111;'> 2.11KB </span>","children":null,"spread":false},{"title":"overflow_detect.v <span style='color:#111;'> 1.27KB </span>","children":null,"spread":false},{"title":"fpga&matlab.txt <span style='color:#111;'> 90B </span>","children":null,"spread":false},{"title":"output_sw.v <span style='color:#111;'> 2.57KB </span>","children":null,"spread":false}],"spread":true}]