用FPGA设计SSI接口和RAM，用于数据接口

[{"title":"（ 132 个子文件 3.31MB ） 用FPGA设计SSI接口和RAM，用于数据接口","children":[{"title":"pll_waveforms.html <span style='color:#111;'> 600B </span>","children":null,"spread":false},{"title":"gray_selector.v <span style='color:#111;'> 1.46KB </span>","children":null,"spread":false},{"title":"FPGA_RAM.sta.rpt <span style='color:#111;'> 27.01KB </span>","children":null,"spread":false},{"title":"FPGA_RAM.flow.rpt <span style='color:#111;'> 5.85KB </span>","children":null,"spread":false},{"title":"FPGA_RAM.qsf <span style='color:#111;'> 6.16KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]