FPGA-VHDL实现10进制减法计数器，带清零和置数

[{"title":"（ 269 个子文件 2.16MB ） FPGA-VHDL实现10进制减法计数器，带清零和置数","children":[{"title":"fuse.xmsgs <span style='color:#111;'> 367B </span>","children":null,"spread":false},{"title":"test1_stx_beh.prj <span style='color:#111;'> 146B </span>","children":null,"spread":false},{"title":"test2_beh.prj <span style='color:#111;'> 121B </span>","children":null,"spread":false},{"title":"xilinxsim.ini <span style='color:#111;'> 16B </span>","children":null,"spread":false},{"title":"CNT10_usage.xml <span style='color:#111;'> 15.77KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]