USRP1 PCB源码和BOM表

[{"title":"（ 28 个子文件 529KB ） USRP1 PCB源码和BOM表","children":[{"title":"PCB and BOM USRP 1","children":[{"title":"dboard.sch <span style='color:#111;'> 31.37KB </span>","children":null,"spread":false},{"title":"gafrc <span style='color:#111;'> 69B </span>","children":null,"spread":false},{"title":"power.ps <span style='color:#111;'> 195.63KB </span>","children":null,"spread":false},{"title":"fpga.ps <span style='color:#111;'> 131.24KB </span>","children":null,"spread":false},{"title":"clock.pdf <span style='color:#111;'> 16.20KB </span>","children":null,"spread":false},{"title":"fpga.sch <span style='color:#111;'> 26.07KB </span>","children":null,"spread":false},{"title":"power.pdf <span style='color:#111;'> 37.07KB </span>","children":null,"spread":false},{"title":"usrp_mboard.bom <span style='color:#111;'> 2.61KB </span>","children":null,"spread":false},{"title":"clock.sch <span style='color:#111;'> 32.71KB </span>","children":null,"spread":false},{"title":"usrp-bom.xls <span style='color:#111;'> 32.50KB </span>","children":null,"spread":false},{"title":"usrp_mboard.net <span style='color:#111;'> 19.98KB </span>","children":null,"spread":false},{"title":"dboard.pdf <span style='color:#111;'> 18.21KB </span>","children":null,"spread":false},{"title":"dboard.ps <span style='color:#111;'> 123.68KB </span>","children":null,"spread":false},{"title":"netlist_cmd <span style='color:#111;'> 187B </span>","children":null,"spread":false},{"title":"clock.ps <span style='color:#111;'> 96.46KB </span>","children":null,"spread":false},{"title":"ChangeLog <span style='color:#111;'> 2.53KB </span>","children":null,"spread":false},{"title":"power.sch <span style='color:#111;'> 56.80KB </span>","children":null,"spread":false},{"title":"interface.sch <span style='color:#111;'> 10.78KB </span>","children":null,"spread":false},{"title":"xy","children":[{"title":"bottom-assembly.pdf <span style='color:#111;'> 93.60KB </span>","children":null,"spread":false},{"title":"top.xy <span style='color:#111;'> 8.27KB </span>","children":null,"spread":false},{"title":"camplus.rep <span style='color:#111;'> 5.38KB </span>","children":null,"spread":false},{"title":"top-assembly.pdf <span style='color:#111;'> 120.34KB </span>","children":null,"spread":false},{"title":"top-assembly.pho <span style='color:#111;'> 295.75KB </span>","children":null,"spread":false},{"title":"bottom.xy <span style='color:#111;'> 9.93KB </span>","children":null,"spread":false},{"title":"bottom-assembly.pho <span style='color:#111;'> 317.23KB </span>","children":null,"spread":false}],"spread":false},{"title":"fpga.pdf <span style='color:#111;'> 13.82KB </span>","children":null,"spread":false},{"title":"interface.ps <span style='color:#111;'> 55.73KB </span>","children":null,"spread":false},{"title":"interface.pdf <span style='color:#111;'> 9.21KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}]