【数字系统/Verilog/Quartus】时分可调的LCD数字时钟显示（内含模块:LCD显示静态字符串/60、24进制计数器）.rar

[{"title":"（ 125 个子文件 420KB ） 【数字系统/Verilog/Quartus】时分可调的LCD数字时钟显示（内含模块:LCD显示静态字符串/60、24进制计数器）.rar","children":[{"title":"sy5.sim.rpt <span style='color:#111;'> 17.28KB </span>","children":null,"spread":false},{"title":"clock_mode.v.bak <span style='color:#111;'> 1018B </span>","children":null,"spread":false},{"title":"cnt60.v.bak <span style='color:#111;'> 340B </span>","children":null,"spread":false},{"title":"sy5.qpf <span style='color:#111;'> 902B </span>","children":null,"spread":false},{"title":"cnt60.v <span style='color:#111;'> 395B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]