[{"title":"( 15 个子文件 1.28MB ) 4CE6E22C8&EP3C10E144C8 FPGA开发板ALTIUM设计硬件原理图+PCB文件.zip","children":[{"title":"Storm_IV_4CEX_V1.1.SchDocPreview <span style='color:#111;'> 113.56KB </span>","children":null,"spread":false},{"title":"Storm_IV_4CEX_V1.1.PCBDOCPreview <span style='color:#111;'> 231.24KB </span>","children":null,"spread":false},{"title":"Storm_IV_4CEX_V1.1.SchDoc <span style='color:#111;'> 1.44MB </span>","children":null,"spread":false},{"title":"4CE6E22C8&EP3C10E144C8 FPGA开发板.repPreview <span style='color:#111;'> 28.99KB </span>","children":null,"spread":false},{"title":"4CE6E22C8&EP3C10E144C8 FPGA开发板.PrjPcb <span style='color:#111;'> 30.57KB </span>","children":null,"spread":false},{"title":"4CE6E22C8&EP3C10E144C8 FPGA开发板.SCHLIB <span style='color:#111;'> 140.00KB </span>","children":null,"spread":false},{"title":"Storm_IV_4CEX_V1.1.REPPreview <span style='color:#111;'> 14.20KB </span>","children":null,"spread":false},{"title":"Storm_IV_4CEX_V1.1.PCBDOC <span style='color:#111;'> 2.08MB </span>","children":null,"spread":false},{"title":"4CE6E22C8&EP3C10E144C8 FPGA开发板.csv <span style='color:#111;'> 7.45KB </span>","children":null,"spread":false},{"title":"4CE6E22C8&EP3C10E144C8 FPGA开发板.PrjPcbStructure <span style='color:#111;'> 1.39KB </span>","children":null,"spread":false},{"title":"4CE6E22C8&EP3C10E144C8 FPGA开发板.rep <span style='color:#111;'> 1.64KB </span>","children":null,"spread":false},{"title":"Storm_IV_4CEX_V1.1.REP <span style='color:#111;'> 502B </span>","children":null,"spread":false},{"title":"Storm_IV_4CEX_V1.1.PCBDOC.htm <span style='color:#111;'> 6.18KB </span>","children":null,"spread":false},{"title":"4CE6E22C8&EP3C10E144C8 FPGA开发板.csvPreview <span style='color:#111;'> 52.86KB </span>","children":null,"spread":false},{"title":"Storm_IV_4CEX_V1.1.PcbLib <span style='color:#111;'> 178.00KB </span>","children":null,"spread":false}],"spread":true}]