sublime text3高效率编辑verilog插件合集.zip

[{"title":"（ 43 个子文件 25KB ） sublime text3高效率编辑verilog插件合集.zip","children":[{"title":"sublimetext-Verilog-master","children":[{"title":"README.txt <span style='color:#111;'> 86B </span>","children":null,"spread":false},{"title":"ucfconstraints.tmLanguage <span style='color:#111;'> 1.21KB </span>","children":null,"spread":false},{"title":"ucfconstraints.sublime-options <span style='color:#111;'> 167B </span>","children":null,"spread":false},{"title":"Comments (verilog).tmPreferences <span style='color:#111;'> 964B </span>","children":null,"spread":false},{"title":"verilog.tmLanguage <span style='color:#111;'> 13.40KB </span>","children":null,"spread":false},{"title":"SystemVerilog.tmLanguage <span style='color:#111;'> 10.42KB </span>","children":null,"spread":false},{"title":"Comments (ucfconstraints).tmPreferences <span style='color:#111;'> 582B </span>","children":null,"spread":false},{"title":"verilog.sublime-options <span style='color:#111;'> 365B </span>","children":null,"spread":false}],"spread":true},{"title":"Sublime-Text-Snippets-for-Verilog-master","children":[{"title":"FSM.Sublime-snippet <span style='color:#111;'> 1.45KB </span>","children":null,"spread":false},{"title":"if.sublime-snippet <span style='color:#111;'> 146B </span>","children":null,"spread":false},{"title":"Param notes.sublime-snippet <span style='color:#111;'> 351B </span>","children":null,"spread":false},{"title":"inout bit.sublime-snippet <span style='color:#111;'> 151B </span>","children":null,"spread":false},{"title":"always combination.sublime-snippet <span style='color:#111;'> 163B </span>","children":null,"spread":false},{"title":"output.sublime-snippet <span style='color:#111;'> 145B </span>","children":null,"spread":false},{"title":"Head notes.sublime-snippet <span style='color:#111;'> 923B </span>","children":null,"spread":false},{"title":"input bit.sublime-snippet <span style='color:#111;'> 151B </span>","children":null,"spread":false},{"title":"conditional.sublime-snippet <span style='color:#111;'> 148B </span>","children":null,"spread":false},{"title":"for cicle.sublime-snippet <span style='color:#111;'> 243B </span>","children":null,"spread":false},{"title":"wire array.sublime-snippet <span style='color:#111;'> 154B </span>","children":null,"spread":false},{"title":"else.sublime-snippet <span style='color:#111;'> 136B </span>","children":null,"spread":false},{"title":"always sequential.sublime-snippet <span style='color:#111;'> 226B </span>","children":null,"spread":false},{"title":"parameter.sublime-snippet <span style='color:#111;'> 152B </span>","children":null,"spread":false},{"title":"Main code note.sublime-snippet <span style='color:#111;'> 377B </span>","children":null,"spread":false},{"title":"wire.sublime-snippet <span style='color:#111;'> 147B </span>","children":null,"spread":false},{"title":"output bit.sublime-snippet <span style='color:#111;'> 152B </span>","children":null,"spread":false},{"title":"register.sublime-snippet <span style='color:#111;'> 142B </span>","children":null,"spread":false},{"title":"register array.sublime-snippet <span style='color:#111;'> 150B </span>","children":null,"spread":false},{"title":"case switch.sublime-snippet <span style='color:#111;'> 244B </span>","children":null,"spread":false},{"title":"input.sublime-snippet <span style='color:#111;'> 144B </span>","children":null,"spread":false},{"title":"integer.sublime-snippet <span style='color:#111;'> 150B </span>","children":null,"spread":false},{"title":"module .sublime-snippet <span style='color:#111;'> 230B </span>","children":null,"spread":false},{"title":"inout.sublime-snippet <span style='color:#111;'> 149B </span>","children":null,"spread":false},{"title":"README.md <span style='color:#111;'> 136B </span>","children":null,"spread":false},{"title":"elif.sublime-snippet <span style='color:#111;'> 207B </span>","children":null,"spread":false}],"spread":false},{"title":"Verilog-Automatic-master","children":[{"title":"Main.sublime-menu <span style='color:#111;'> 5.33KB </span>","children":null,"spread":false},{"title":"Verilog Automatic.sublime-settings <span style='color:#111;'> 54B </span>","children":null,"spread":false},{"title":"Default (Windows).sublime-keymap <span style='color:#111;'> 218B </span>","children":null,"spread":false},{"title":"Default (Linux).sublime-keymap <span style='color:#111;'> 219B </span>","children":null,"spread":false},{"title":".gitignore <span style='color:#111;'> 31B </span>","children":null,"spread":false},{"title":"README.md <span style='color:#111;'> 3.57KB </span>","children":null,"spread":false},{"title":"Verilog Automatic.py <span style='color:#111;'> 16.29KB </span>","children":null,"spread":false},{"title":"Default (OSX).sublime-keymap <span style='color:#111;'> 163B </span>","children":null,"spread":false}],"spread":true},{"title":"readme.txt <span style='color:#111;'> 85B </span>","children":null,"spread":false}],"spread":true}]