[{"title":"( 192 个子文件 4.96MB ) 七段数码管0~9循环计数显示FPGA(EP4CE6)实验Verilog逻辑源码Quartus工程文件+文档说明资料.zip","children":[{"title":"Dynamcnt.v <span style='color:#111;'> 6.42KB </span>","children":null,"spread":false},{"title":"Dynamcnt.sof <span style='color:#111;'> 349.93KB </span>","children":null,"spread":false},{"title":"Dynamcnt.qsf <span style='color:#111;'> 3.93KB </span>","children":null,"spread":false},{"title":"alt_u_div_u9f.tdf <span style='color:#111;'> 22.39KB </span>","children":null,"spread":false},{"title":"Dynamcnt.(23).cnf.hdb <span style='color:#111;'> 786B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]