ALTERA FPGA设计Verilog设计学习资料文档资料Verilog学习教程.zip

上传者: GZXGYZ | 上传时间: 2021-03-31 20:10:06 | 文件大小: 223.76MB | 文件类型: ZIP
ALTERA FPGA设计Verilog设计学习资料文档资料Verilog学习教程: Cyclone IV器件手册.pdf Cyclone_IV_器件中的时钟网络与PLL.pdf Embedded Peripherals IP User Guide.pdf FPGA设计全流程.pdf Modelsim仿真技巧REV6.0.pdf TimeQuest静态时序分析REV7.0.pdf Quartus II中上拉电阻的设置方法.pdf quartus2中文手册.pdf ug_vip.pdf VerilogHDL扫盲文.pdf VerilogHDL那些事儿-整合篇.pdf VerilogHDL那些事儿_建模篇.pdf Verilog_HDL_那些事儿_时序篇.pdf verilog分享--verilog快速掌握之模块例化.pdf Verilog数字系统设计教程-夏宇闻.pdf Verilog经典教程第三版.pdf 数字逻辑设计.pdf FPGA 开发指南.pdf Nios II开发指南.pdf

文件下载

资源详情

[{"title":"( 20 个子文件 223.76MB ) ALTERA FPGA设计Verilog设计学习资料文档资料Verilog学习教程.zip","children":[{"title":"ALTERA FPGA设计Verilog设计学习资料文档资料Verilog学习教程","children":[{"title":"Verilog数字系统设计教程-夏宇闻.pdf <span style='color:#111;'> 43.78MB </span>","children":null,"spread":false},{"title":"VerilogHDL那些事儿-整合篇.pdf <span style='color:#111;'> 42.23MB </span>","children":null,"spread":false},{"title":"VerilogHDL那些事儿_建模篇.pdf <span style='color:#111;'> 8.55MB </span>","children":null,"spread":false},{"title":"夏宇闻-Verilog经典教程第三版.pdf <span style='color:#111;'> 1.73MB </span>","children":null,"spread":false},{"title":"FPGA那些事儿--Modelsim仿真技巧REV6.0.pdf <span style='color:#111;'> 9.46MB </span>","children":null,"spread":false},{"title":"开拓者FPGA 开发指南.pdf <span style='color:#111;'> 51.91MB </span>","children":null,"spread":false},{"title":"FPGA那些事儿--TimeQuest静态时序分析REV7.0.pdf <span style='color:#111;'> 10.83MB </span>","children":null,"spread":false},{"title":"Embedded Peripherals IP User Guide.pdf <span style='color:#111;'> 6.42MB </span>","children":null,"spread":false},{"title":"夏宇闻数字逻辑设计.pdf <span style='color:#111;'> 3.17MB </span>","children":null,"spread":false},{"title":"verilog分享--verilog快速掌握之模块例化.pdf <span style='color:#111;'> 240.78KB </span>","children":null,"spread":false},{"title":"Verilog_HDL_那些事儿_时序篇.pdf <span style='color:#111;'> 17.09MB </span>","children":null,"spread":false},{"title":"VerilogHDL扫盲文.pdf <span style='color:#111;'> 3.23MB </span>","children":null,"spread":false},{"title":"Quartus II中上拉电阻的设置方法.pdf <span style='color:#111;'> 701.60KB </span>","children":null,"spread":false},{"title":"quartus2中文手册.pdf <span style='color:#111;'> 3.71MB </span>","children":null,"spread":false},{"title":"FPGA设计全流程.pdf <span style='color:#111;'> 235.89KB </span>","children":null,"spread":false},{"title":"开拓者Nios II开发指南.pdf <span style='color:#111;'> 24.61MB </span>","children":null,"spread":false},{"title":"Cyclone_IV_器件中的时钟网络与PLL.pdf <span style='color:#111;'> 1.50MB </span>","children":null,"spread":false},{"title":"新起点Nios II开发指南.pdf <span style='color:#111;'> 17.99MB </span>","children":null,"spread":false},{"title":"ug_vip.pdf <span style='color:#111;'> 2.78MB </span>","children":null,"spread":false},{"title":"Cyclone IV器件手册.pdf <span style='color:#111;'> 6.69MB </span>","children":null,"spread":false}],"spread":false}],"spread":true}]

评论信息

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明