EP2C5T144C8+RTL8201CL双网口FPGA主控板ALTIUM设计硬件原理图PCB+FPGA Verilog源码.zip

[{"title":"（ 15 个子文件 205KB ） EP2C5T144C8+RTL8201CL双网口FPGA主控板ALTIUM设计硬件原理图PCB+FPGA Verilog源码.zip","children":[{"title":"FPGA源码","children":[{"title":"RTL8201_test.v <span style='color:#111;'> 3.41KB </span>","children":null,"spread":false},{"title":"pll_mega.v <span style='color:#111;'> 9.69KB </span>","children":null,"spread":false},{"title":"Led_Ctrl_SV1.v <span style='color:#111;'> 4.22KB </span>","children":null,"spread":false},{"title":"sys_test.v <span style='color:#111;'> 6.22KB </span>","children":null,"spread":false},{"title":"clk_test.v <span style='color:#111;'> 1.96KB </span>","children":null,"spread":false},{"title":"sram_test.v <span style='color:#111;'> 2.81KB </span>","children":null,"spread":false},{"title":"IO_test.v <span style='color:#111;'> 1.82KB </span>","children":null,"spread":false}],"spread":true},{"title":"EP2C5T144C8_RTL8201CL双网口主控板.PCB <span style='color:#111;'> 876.00KB </span>","children":null,"spread":false},{"title":"Port.Sch <span style='color:#111;'> 373.00KB </span>","children":null,"spread":false},{"title":"Drive.Sch <span style='color:#111;'> 309.00KB </span>","children":null,"spread":false},{"title":"FPGA.Sch <span style='color:#111;'> 43.65KB </span>","children":null,"spread":false},{"title":"Power.Sch <span style='color:#111;'> 23.41KB </span>","children":null,"spread":false},{"title":"Memory.Sch <span style='color:#111;'> 68.50KB </span>","children":null,"spread":false},{"title":"EP2C5T144C8_RTL8201CL双网口主控板.PrjPCB <span style='color:#111;'> 31.91KB </span>","children":null,"spread":false},{"title":"EP2C5T144C8_RTL8201CL双网口主控板.Sch <span style='color:#111;'> 10.50KB </span>","children":null,"spread":false}],"spread":true}]