cyclone10cl025+MAX10 10M08官方FPGA开发板CADENCE ARREGRO硬件原理图+PCB文件.zip

[{"title":"（ 7 个子文件 4.89MB ） cyclone10cl025+MAX10 10M08官方FPGA开发板CADENCE ARREGRO硬件原理图+PCB文件.zip","children":[{"title":"cyclone10lp_10cl025+MAX10 10M08 FPGA开发板CADENCE 硬件原理图+PCB文件","children":[{"title":"assembly","children":[{"title":"C10LP_EVAL_A1_ADT.pdf <span style='color:#111;'> 531.72KB </span>","children":null,"spread":false},{"title":"C10LP_EVAL_A1_ADB.pdf <span style='color:#111;'> 418.41KB </span>","children":null,"spread":false}],"spread":true},{"title":"layout","children":[{"title":"C10LP_EVAL_A1_PCB.brd <span style='color:#111;'> 6.36MB </span>","children":null,"spread":false}],"spread":true},{"title":"schematic","children":[{"title":"c10lp_eval_a1_sch.opj <span style='color:#111;'> 5.79KB </span>","children":null,"spread":false},{"title":"C10LP_EVAL_A1_SCH.DSN <span style='color:#111;'> 4.72MB </span>","children":null,"spread":false},{"title":"C10LP_EVAL_A1_SCH.pdf <span style='color:#111;'> 1.56MB </span>","children":null,"spread":false}],"spread":true},{"title":"bom","children":[{"title":"6XX-44504R-0C.xls <span style='color:#111;'> 56.00KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]