ZYNQ系列FPGA XC7Z020核心板altium设计硬件原理图PCB+AD集成封装库文件.zip

[{"title":"（ 24 个子文件 1.26MB ） ZYNQ系列FPGA XC7Z020核心板altium设计硬件原理图PCB+AD集成封装库文件.zip","children":[{"title":"XC7Z020CLG400-AD9).PrjPCB <span style='color:#111;'> 32.88KB </span>","children":null,"spread":false},{"title":"SYS-PS.SchDoc <span style='color:#111;'> 139.50KB </span>","children":null,"spread":false},{"title":"ZYNQ400-MIO.SchDocPreview <span style='color:#111;'> 97.22KB </span>","children":null,"spread":false},{"title":"ZYNQ400-CONDIP.SchDocPreview <span style='color:#111;'> 44.07KB </span>","children":null,"spread":false},{"title":"XC7Z020CLG400-AD9).PcbDoc.htm <span style='color:#111;'> 5.07KB </span>","children":null,"spread":false},{"title":"ZYNQ400-MIO.SchDoc <span style='color:#111;'> 640.50KB </span>","children":null,"spread":false},{"title":"XC7Z020CLG400-AD9).PcbDocPreview <span style='color:#111;'> 122.42KB </span>","children":null,"spread":false},{"title":"ZYNQ400-CONFPC.SchDocPreview <span style='color:#111;'> 81.85KB </span>","children":null,"spread":false},{"title":"ZYNQ400-DDR.SchDocPreview <span style='color:#111;'> 145.94KB </span>","children":null,"spread":false},{"title":"XC7Z020CLG400-AD9).PcbDoc <span style='color:#111;'> 2.89MB </span>","children":null,"spread":false},{"title":"XC7Z020CLG400-AD9).PrjPCBStructure <span style='color:#111;'> 48B </span>","children":null,"spread":false},{"title":"ZYNQ400-ETH.SchDocPreview <span style='color:#111;'> 51.58KB </span>","children":null,"spread":false},{"title":"ZYNQ400-EMIO.SchDoc <span style='color:#111;'> 614.50KB </span>","children":null,"spread":false},{"title":"SYS-PS.SchDocPreview <span style='color:#111;'> 61.67KB </span>","children":null,"spread":false},{"title":"ZYNQ400-POWER.SchDoc <span style='color:#111;'> 391.50KB </span>","children":null,"spread":false},{"title":"ZYNQ400-CONFPC.SchDoc <span style='color:#111;'> 262.50KB </span>","children":null,"spread":false},{"title":"ZYNQ400-POWER.SchDocPreview <span style='color:#111;'> 40.75KB </span>","children":null,"spread":false},{"title":"XC7Z020CLG400-AD9).IntLib <span style='color:#111;'> 43.50KB </span>","children":null,"spread":false},{"title":"ZYNQ400-EMIO.SchDocPreview <span style='color:#111;'> 104.08KB </span>","children":null,"spread":false},{"title":"ZYNQ400-USB.SchDoc <span style='color:#111;'> 70.00KB </span>","children":null,"spread":false},{"title":"ZYNQ400-ETH.SchDoc <span style='color:#111;'> 140.50KB </span>","children":null,"spread":false},{"title":"ZYNQ400-CONDIP.SchDoc <span style='color:#111;'> 100.50KB </span>","children":null,"spread":false},{"title":"ZYNQ400-DDR.SchDoc <span style='color:#111;'> 469.50KB </span>","children":null,"spread":false},{"title":"ZYNQ400-USB.SchDocPreview <span style='color:#111;'> 37.95KB </span>","children":null,"spread":false}],"spread":true}]