[{"title":"( 109 个子文件 4.06MB ) UART串口通信_FPGA和上位机通信实验FPGA设计Verilog逻辑源码Quartus11.0工程文件.zip","children":[{"title":"uart.fit.rpt <span style='color:#111;'> 144.55KB </span>","children":null,"spread":false},{"title":"uart.sta.rpt <span style='color:#111;'> 317.72KB </span>","children":null,"spread":false},{"title":"串口调试助手V2.1.exe <span style='color:#111;'> 320.00KB </span>","children":null,"spread":false},{"title":"uart_assignment_defaults.qdf <span style='color:#111;'> 42.73KB </span>","children":null,"spread":false},{"title":"uart.tan.rpt <span style='color:#111;'> 80.74KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]