[{"title":"( 106 个子文件 3.93MB ) 基于FPGA的数码管扫描实验Verilog逻辑源码Quartus工程文件+文档说明.zip","children":[{"title":"05.数码管扫描实验.pdf <span style='color:#111;'> 719.77KB </span>","children":null,"spread":false},{"title":"seg_test.sta.summary <span style='color:#111;'> 954B </span>","children":null,"spread":false},{"title":"seg_test.pin <span style='color:#111;'> 32.08KB </span>","children":null,"spread":false},{"title":"seg_test.map.summary <span style='color:#111;'> 470B </span>","children":null,"spread":false},{"title":"seg_test.fit.summary <span style='color:#111;'> 606B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]