[{"title":"( 1010 个子文件 26.28MB ) 基于CYCLONE3 FPGA +双核8位AD928设计的双通道示波器quartus8.0 verilog 工程源码+ PDF硬件原理图.zip","children":[{"title":"Spring_2011_A.bdf <span style='color:#111;'> 54.98KB </span>","children":null,"spread":false},{"title":"sdram.v <span style='color:#111;'> 22.75KB </span>","children":null,"spread":false},{"title":"CLK_GEN.v.bak <span style='color:#111;'> 953B </span>","children":null,"spread":false},{"title":"MEM_control_H.v.bak <span style='color:#111;'> 6.55KB </span>","children":null,"spread":false},{"title":"MEM_control.v <span style='color:#111;'> 4.18KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]