Altera_arriaVST_5astfd5kf40es_soc FPGA开发板资料硬件原理图+PCB+VERILOG例程源码+文档资料.zip

[{"title":"（ 117 个子文件 245.29MB ） Altera_arriaVST_5astfd5kf40es_soc FPGA开发板资料硬件原理图+PCB+VERILOG例程源码+文档资料.zip","children":[{"title":"readme.txt <span style='color:#111;'> 137B </span>","children":null,"spread":false},{"title":"arriaV_SoC_revc_ bom__customer.xls <span style='color:#111;'> 72.50KB </span>","children":null,"spread":false},{"title":"A5_SOC_DEVKIT_C.DSN <span style='color:#111;'> 10.16MB </span>","children":null,"spread":false},{"title":"revc_changes.txt <span style='color:#111;'> 158B </span>","children":null,"spread":false},{"title":"A5_SOC_DEVKIT_C.pdf <span style='color:#111;'> 1.40MB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]