Altera_stratixVGX_5sgxea7kf40_fpga开发板cadence orcad硬件原理图+PCB文件.zip

[{"title":"（ 16 个子文件 24.57MB ） Altera_stratixVGX_5sgxea7kf40_fpga开发板cadence orcad硬件原理图+PCB文件.zip","children":[{"title":"stratixVGX_5sgxea7kf40_fpga","children":[{"title":"bom","children":[{"title":"6XX_44143R_0B_PCB_revC.xls <span style='color:#111;'> 90.50KB </span>","children":null,"spread":false},{"title":"6XX_44143R_0D_PCB_revD.xls <span style='color:#111;'> 96.50KB </span>","children":null,"spread":false}],"spread":true},{"title":"assembly","children":[{"title":"130-0320202-c1_revc_sh1.pdf <span style='color:#111;'> 379.46KB </span>","children":null,"spread":false},{"title":"130-0320202-c1_revc_sh2.pdf <span style='color:#111;'> 568.11KB </span>","children":null,"spread":false}],"spread":true},{"title":"schematic","children":[{"title":"revC","children":[{"title":"allegro","children":[{"title":"pstxnet.dat <span style='color:#111;'> 948.66KB </span>","children":null,"spread":false},{"title":"pstxprt.dat <span style='color:#111;'> 434.41KB </span>","children":null,"spread":false},{"title":"pstchip.dat <span style='color:#111;'> 415.43KB </span>","children":null,"spread":false}],"spread":true},{"title":"S5GX_PCIE_C.DSN <span style='color:#111;'> 8.64MB </span>","children":null,"spread":false},{"title":"s5gx_pcie_c.pdf <span style='color:#111;'> 1.58MB </span>","children":null,"spread":false}],"spread":true},{"title":"revD","children":[{"title":"allegro","children":[{"title":"pstxnet.dat <span style='color:#111;'> 940.84KB </span>","children":null,"spread":false},{"title":"pstxprt.dat <span style='color:#111;'> 425.90KB </span>","children":null,"spread":false},{"title":"pstchip.dat <span style='color:#111;'> 415.42KB </span>","children":null,"spread":false}],"spread":true},{"title":"s5gx_pcie_d.pdf <span style='color:#111;'> 1.58MB </span>","children":null,"spread":false},{"title":"S5GX_PCIE_D.DSN <span style='color:#111;'> 8.62MB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"layout","children":[{"title":"revC","children":[{"title":"s5_pcie_devkit_revc.brd <span style='color:#111;'> 27.45MB </span>","children":null,"spread":false}],"spread":true},{"title":"revD","children":[{"title":"s5_pcie_devkit_revd.brd <span style='color:#111;'> 27.43MB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true}]