XC3S1500 NB2DSK FPGA开发板AD设计硬件原理图+PCB(8层).zip

[{"title":"（ 42 个子文件 15.3MB ） XC3S1500 NB2DSK FPGA开发板AD设计硬件原理图+PCB(8层).zip","children":[{"title":"FPGA_Bypass_3V3.SCHDOC <span style='color:#111;'> 270.50KB </span>","children":null,"spread":false},{"title":"NB2DSK01.PcbDoc <span style='color:#111;'> 27.66MB </span>","children":null,"spread":false},{"title":"NB2_DB.Harness <span style='color:#111;'> 2.71KB </span>","children":null,"spread":false},{"title":"NB2DSK01.Annotation <span style='color:#111;'> 169.95KB </span>","children":null,"spread":false},{"title":"NB2DSK01.SchDocPreview <span style='color:#111;'> 129.48KB </span>","children":null,"spread":false},{"title":"XC3S1500-4FG676C_PWRSETUP.SchDoc <span style='color:#111;'> 711.00KB </span>","children":null,"spread":false},{"title":"NB2DSK01.pdf <span style='color:#111;'> 11.49MB </span>","children":null,"spread":false},{"title":"PWJACK+SWITCH.SchDocPreview <span style='color:#111;'> 26.75KB </span>","children":null,"spread":false},{"title":"NB2_DB.SchDoc <span style='color:#111;'> 167.39KB </span>","children":null,"spread":false},{"title":"Host_FPGA.SchDoc <span style='color:#111;'> 1.99MB </span>","children":null,"spread":false},{"title":"FPGA_PRGSETUP.SchDocPreview <span style='color:#111;'> 33.62KB </span>","children":null,"spread":false},{"title":"NB2DSK01.PRJPCB <span style='color:#111;'> 101.26KB </span>","children":null,"spread":false},{"title":"FPGA_PRGSETUP.SchDoc <span style='color:#111;'> 257.50KB </span>","children":null,"spread":false},{"title":"NB2DSK011","children":[{"title":"NB2DSK01.rep <span style='color:#111;'> 5.36KB </span>","children":null,"spread":false},{"title":"NB2DSK01.SCHLIB <span style='color:#111;'> 387.00KB </span>","children":null,"spread":false},{"title":"NB2DSK01.csv <span style='color:#111;'> 25.17KB </span>","children":null,"spread":false},{"title":"NB2DSK01.repPreview <span style='color:#111;'> 93.09KB </span>","children":null,"spread":false},{"title":"NB2DSK01.PcbLib <span style='color:#111;'> 2.12MB </span>","children":null,"spread":false},{"title":"NB2DSK01.csvPreview <span style='color:#111;'> 109.30KB </span>","children":null,"spread":false}],"spread":true},{"title":"Host_FPGA.Harness <span style='color:#111;'> 1.32KB </span>","children":null,"spread":false},{"title":"NB2_DB.SchDocPreview <span style='color:#111;'> 103.67KB </span>","children":null,"spread":false},{"title":"NB2DSK01.SchDoc <span style='color:#111;'> 89.35KB </span>","children":null,"spread":false},{"title":"NB2_PSU.SchDoc <span style='color:#111;'> 74.50KB </span>","children":null,"spread":false},{"title":"NB2_CommonBus.Harness <span style='color:#111;'> 404B </span>","children":null,"spread":false},{"title":"NB2DSK_Mounts.SchDocPreview <span style='color:#111;'> 65.25KB </span>","children":null,"spread":false},{"title":"NB2DSK01.PRJPCBStructure <span style='color:#111;'> 19.13KB </span>","children":null,"spread":false},{"title":"NB2DSK01.PcbDoc.htm <span style='color:#111;'> 3.75KB </span>","children":null,"spread":false},{"title":"CURRENT_SENSE.SchDocPreview <span style='color:#111;'> 81.34KB </span>","children":null,"spread":false},{"title":"FPGA_Bypass_1V2.SCHDOC <span style='color:#111;'> 84.50KB </span>","children":null,"spread":false},{"title":"PWJACK+SWITCH.SchDoc <span style='color:#111;'> 41.50KB </span>","children":null,"spread":false},{"title":"NB2DSK_Mounts.SchDoc <span style='color:#111;'> 97.50KB </span>","children":null,"spread":false},{"title":"FPGA_Bypass_2V5.SCHDOC <span style='color:#111;'> 98.00KB </span>","children":null,"spread":false},{"title":"NB2DSK01.OutJob <span style='color:#111;'> 5.25KB </span>","children":null,"spread":false},{"title":"NB2DSK01.PcbDocPreview <span style='color:#111;'> 330.15KB </span>","children":null,"spread":false},{"title":"Project Outputs for NB2DSK01","children":[{"title":"Design Rule Check - NB2DSK01.html <span style='color:#111;'> 223.76KB </span>","children":null,"spread":false},{"title":"Design Rule Check - NB2DSK01.drc <span style='color:#111;'> 25.38KB </span>","children":null,"spread":false}],"spread":false},{"title":"Host_FPGA.SchDocPreview <span style='color:#111;'> 181.85KB </span>","children":null,"spread":false},{"title":"NB2_PSU.SchDocPreview <span style='color:#111;'> 61.64KB </span>","children":null,"spread":false},{"title":"NB2DSK01.IntLib <span style='color:#111;'> 974.50KB </span>","children":null,"spread":false},{"title":"CURRENT_SENSE.SchDoc <span style='color:#111;'> 367.00KB </span>","children":null,"spread":false},{"title":"NB2DSK01.AnnotationPreview <span style='color:#111;'> 42.41KB </span>","children":null,"spread":false},{"title":"CURRENT_SENSE.Harness <span style='color:#111;'> 135B </span>","children":null,"spread":false}],"spread":true}]