[{"title":"( 2 个子文件 947KB ) 10bit 50MHz SAR ADC设计与Cadence仿真:基于SMIC 40nm工艺库的新手指南 - VerilogA 权威版","children":[{"title":"10bit 50MHz SAR ADC设计与Cadence仿真:基于SMIC 40nm工艺库的新手指.pdf <span style='color:#111;'> 115.32KB </span>","children":null,"spread":false},{"title":"入门指南:基于10bit 50MHz SAR ADC的电路设计与Cadence仿真——包括栅压自举开关、CDAC、比较器与SAR逻辑的完整系统搭建.html <span style='color:#111;'> 2.71MB </span>","children":null,"spread":false}],"spread":true}]