[{"title":"( 5 个子文件 1.83MB ) 数字IC设计:40nm工艺SNN加速器从RTL到门级电路布局的自动化流程实践 · SNN加速器","children":[{"title":"数字IC新手项目全流程解析:从RTL到门级电路布局的自动化流程实践,基于40nm工艺的SNN加速器设计与实现.html <span style='color:#111;'> 5.20MB </span>","children":null,"spread":false},{"title":"数字IC设计:40nm工艺SNN加速器从RTL到门级电路布局的自动化流程实践.pdf <span style='color:#111;'> 123.92KB </span>","children":null,"spread":false},{"title":"数字IC初探:从RTL到门级电路的40nm工艺SNN加速器设计与自动化流程文档汇编.docx <span style='color:#111;'> 37.46KB </span>","children":null,"spread":false},{"title":"Verilog","children":[{"title":"数字IC新手项目全流程解析:从RTL到门级电路布局的自动化流程实践,基于40nm工艺的SNN加速器设.txt <span style='color:#111;'> 3.41KB </span>","children":null,"spread":false}],"spread":true},{"title":"数字IC新手项目:从RTL到门级电路布局的完整流程与说明 'vcs前仿真 dc综合 icc2布局' .docx <span style='color:#111;'> 37.88KB </span>","children":null,"spread":false}],"spread":true}]