《PCI Express体系结构导读》书籍影印pdf版本,内容涵盖PCI总线基础知识及PCIe总线体系架构。
2023-01-19 09:41:15 66.47MB PCIe体系结构导
1
PCIe SPEC
2023-01-13 15:24:43 21.11MB PCIE
1
固高GT-400-SCAN-PCI驱动程序及函数库
2023-01-03 08:55:05 8.02MB GT-400
1
7 Series Integrated Block for PCIe (v1.7),有关PCIE IP核的使用
2022-12-29 15:56:26 14.63MB pci-e
1
基于FPGA的PCI总线从接口IP核的设计与实现
2022-12-26 14:31:44 6.84MB FPGA PCI
1
基于PC的虚拟总线驱动开发 实现了 pxl9054硬件DMA驱动 wdm实现 虚拟总线程序
2022-12-25 14:57:41 255KB PCI 驱动 wdm 虚拟总线
1
'We have always recommended these books to our customers and even our own engineers for developing a better understanding of technologies and specifications. We find the latest PCI Express book from MindShare to have the same content and high quality as all the others.' --Nader Saleh, CEO/President, Catalyst Enterprises, Inc. PCI Express is the third-generation Peripheral Component Inter-connect technology for a wide range of systems and peripheral devices. Incorporating recent advances in high-speed, point-to-point interconnects, PCI Express provides significantly higher performance, reliability, and enhanced capabilities--at a lower cost--than the previous PCI and PCI-X standards. Therefore, anyone working on next-generation PC systems, BIOS and device driver development, and peripheral device design will need to have a thorough understanding of PCI Express. PCI Express System Architecture provides an in-depth description and comprehensive reference to the PCI Express standard. The book contains information needed for design, verification, and test, as well as background information essential for writing low-level BIOS and device drivers.In addition, it offers valuable insight into the technology's evolution and cutting-edge features. Following an overview of the PCI Express architecture, the book moves on to cover transaction protocols, the physical/electrical layer, power management, configuration, and more. Specific topics covered include: *Split transaction protocol *Packet format and definition, including use of each field *ACK/NAK protocol *Traffic Class and Virtual Channel applications and use *Flow control initialization and operation *Error checking mechanisms and reporting options *Switch design issues *Advanced Power Management mechanisms and use *Active State Link power management *Hot Plug design and operation *Message transactions *Physical layer functions *Electrical signaling characteristics and issues *PCI Express enumeration procedures *Configuration register definitions Thoughtfully organized, featuring a plethora of illustrations, and comprehensive in scope, PCI Express System Architecture is an essential resource for anyone working with this important technology.MindShare's PC System Architecture Series is a crisply written and comprehensive set of guides to the most important PC hardware standards. Books in the series are intended for use by hardware and software designers, programmers, and support personnel. 0321156307B08262003
2022-12-20 17:31:02 12.57MB PCI Express
1
This paper presents power management guidelines for PCI Express links on Intel-based Mobile platforms. It describes the mapping from platform sleeping states and device power states to link power states, including the procedure to support Mobile-specific S1/POS and CPU C3/C4 scenarios. Device and platform power saving opportunities are identified for each link power state. L1 entry policy is also recommended to optimize device power. Several power optimization techniques are described, including minimizing flow control updates and acknowledgement packets to improve bandwidth efficiency, and pipelining packets to increase opportunities for active state link power management. These power management guidelines enable architectural innovation to achieve power-optimized interconnect performance.
2022-12-20 00:51:35 88KB PCIe
1
PCI Express Base Specification Revision 2.0 协议规范
2022-12-19 19:02:04 3.2MB PCIExpress pci协议
1