PLX 公司的PCI、PCIe板卡驱动程序SDK6.4

The PHY Interface for the PCI Express Architecture (PIPE) is intended to enable the development of functionally equivalent PCI Express PHY's. Such PHY's can be delivered as discrete IC's or as macrocells for inclusion in ASIC designs. The specification defines a set of PHY functions which must be incorporated in a PIPE compliant PHY, and it defines a standard interface between such a PHY and a Media Access Layer (MAC) & Link Layer ASIC. It is not the intent of this specification to define the internal architecture or design of a compliant PHY chip or macrocell; The PIPE specification is defined to allow various approaches to be used. Where possible the PIPE specification references the PCI Express base specification rather than repeating its content. In case of conflicts, the PCI-Express Base Specification shall supercede the PIPE spec.

压缩包内含以下文件： 1.PCI Express ® Base Specification Revision 2.1 _2009_.pdf 2.PCI Express ® Base Specification Revision 3.0 _2009_DRAFT对比版.pdf 3.PCI Express ® Base Specification Revision 3.0 _2010_正式版.pdf 4.PCI Express ® Base Specification Revision 1.1 _2005_.pdf

NCB-PCI_Express_Base_6.0 NCB-PCI_Express_Base_5.0r1.0-2019-05-22 CB-PCI_Express_Base_4.0r1.0_September-29-2017-c PCI Express Base Specification Revision 3.1a PCI Express Base Spec 2.0 PCIe_CEM_R5_V1.0_06092021_NCB PCIe_CEM_SPEC_R4_V1_0_08072019_NCB PCIe_PHY_Test_Spec_04232019_NCB PCI_Express_Test_Spec_Electrical_Layer_3_0_rev_06062013_TS1 PCI_Express_CEM_r3.0 PCI_Express_CEM_r2.0 PCIe_PHY_Test_Spec_04232019_NCB

fpga-drive-aximm-pcie-2019.2

PCI设备厂商ID列表，包括500多面厂商ID列表及1600多项厂商设备ID列表，需要处理PCIE设备解析（BIOS／BMC解析）的编程人员一定用得到这些内容！ 也可以提供BIOS及BMC关于PCIE设备的解析代码！ 也可以联系 1992152426@qq.com索取！ 欢迎大家下载，一起来使用这个列表清单，也可以大家一起来完善这个列表清单！

《PCI EXPRESS体系结构导读》学习pcie的很好文档，部分涉及linux操作系统

PCIE的机械和电气规范，便于PCIE的相关开发工作；介绍了硬件设计时需要注意的问题点。

New Backplane management specification for NVME/SAS/SATA

Section 1. Motivation and Background of PCI Express Section 2. Governing Specifications for the Reference Clock Section 3. History and Objectives of the PCIe Jitter Analysis Methodology Section 4. Overview of PCI Express Jitter Compliance Verification. Section 5. Clock Architectures and Transfer Functions Section 6. Processing Period Data from a Real Time Oscilloscope Section 7. Reference Clock Jitter Specification Limits Section 8. Spread Spectrum Clocking Section 9. HCSL Electrical Specifications Section 10. Interfacing Among Various I/O Standards Section 11. Measurement Tips Section 12. Conclusion Revision History