AURIXTC3XX_ts_part1_V2.5.1 Free.pdf
AURIXTC3XX_ts_part2_V2.5.1 Free.pdf
Infineon-AURIX_TC39x-UserManual-v01_00-EN.pdf
Infineon-TC39x_Addendum-DataSheet-v01_07-EN.pdf
Infineon-TC39x-DataSheet-v01_02-EN.pdf
2024-04-10 14:22:30
41.26MB
1
This Target Specification describes the Infineon AURIX™ TC3xx Platform family, a range of 32-bit multicore
microcontrollers based on the Infineon TriCore™ Architecture.
This family document covers the superset functionality. It is supplemented by a separate device specific
document “Appendix” that covers differences of a particular device to this family superset.
2021-05-08 10:53:38
31.86MB
1
The AURIX™ TC3xx Platform has three independent on-chip connectivity resources:
• System Resource Interconnect Fabric (SRI Fabric)
• System Peripheral Bus (SPB)
• Back Bone Bus (BBB)
The SRI Fabric connects the TriCore CPUs, the DMA module, and other high bandwidth requestors to high
bandwidth memories and other resources for instruction fetches and data accesses.
2019-12-21 19:50:25
30.31MB
1
Scope and purpose
This Target Specification describes the Infineon AURIX™ TC3xx Platform family, a range of 32-bit multicore
microcontrollers based on the Infineon TriCore™ Architecture.
This family document covers the superset functionality. It is supplemented by a separate device specific
document “Appendix” that covers differences of a particular device to this family superset.
2019-12-21 19:50:25
148.67MB
1