IEEE Standard for SystemVerilog— Unified Hardware Design, Specification, and Verification Language .
IEEE Std 1800™-2012
(Revision of
IEEE Std 1800-2009)
IEEE
3 Park Avenue
New York, NY 10016-5997
USA
21 February 2013
不用多说，懂的人都知道
2021-06-20 20:21:58
6.66MB
1