行为描述的2选1MUX
module mux2(out, a, b, sel);
output out;
input a, b, sel;
reg out;
always @(a or b or sel)
begin
if(sel) out = b;
else out = a;
end
endmodule
2022-08-28 10:43:34
851KB
1