88e1111千兆模块原理图.pdf
2022-12-06 14:03:18 825KB 88e1111千兆模块原理图.p
1
88E1111千兆网原理图.pdf
2022-12-06 14:03:17 312KB 88e11
1
这是从外网好不容易找到的,上传与大家共享,不要积分随便下!我也是下载的,不是自己发明的,如果再去要下载积分,人品还不至于这么差! 里面有加密的,官方说明是这样的:There are two encrypted verilog files in the "DE2_70_TV_PIP" demonstraction. If users want to modify this demonstration and re-compile the project, please perform the following steps: 1.Use Notepad or other text edit software to open the file "Teraisc_license.dat", which is located in the "DE2_70_demonstrations/License for encrypted IP" folder of the DE2-70 System CD-ROM. 2. The license contains the FEATURE lines required to license the IP Cores as shown below FEATURE 535C_0009 alterad 9999.12 permanent uncounted D702CF471AC0 \ VENDOR_STRING="ddddddddhbilhyyyyyyyyUCIwiFFFFFFFF170M8XXXXXXXXpLsGcTTTTTTTTt7X8GAAAAAAAAbEQP0hhhhhhhhgrtJieeeeeeeebTNOVJJJJJJJJBLNGkuuuuuuuuDLxzRPPPPPPPPW01t4" \ HOSTID=ANY SIGN="0F45 927A 00F9 DBF3 3AAB D703 4F3D 2406 B374 \ 0E5C 87A1 34BA 10C6 0C08 E554 183B BD2D B79D D64E 3F98 393E \ 94FB F798 07B8 C334 C8B6 D1E4 36F5 67D5 1690" FEATURE 535C_000A alterad 9999.12 permanent uncounted F7FD875F1A28 \ VENDOR_STRING="ddddddddhbilhyyyyyyyyUCIwiFFFFFFFF170M8XXXXXXXXpLsGcTTTTTTTTt7X8GAAAAAAAAbEQP0hhhhhhhhgrtJieeeeeeeebTNOVJJJJJJJJBLNGkuuuuuuuuDLxzRPPPPPPPPW01t4" \ HOSTID=ANY SIGN="1834 5F1A 9CE6 15FD 9246 A640 66FE 918D 1091 \ A2D0 7DF8 7584 0E78 3732 1F48 0B24 3A92 870A EDAA F6F0 2145 \ 3098 5631 C5E1 4DC2 B14D C81A D30D 5518 63D0" 3.Open your Quartus II license.dat file in a text editor. 4.Copy the all the contents of the Terasic_license.dat and paste it at the end of your Quartus II license file. (Note: Do not delete any FEATURE lines from the Quartus II license file. Doing so will result in a non-usable license file.) 5.Open the "DE2_70_TV_PIP" project from Quartus II and compile this project. 6.After compilation is completed, it will generate a sof file named "DE2_70_TV_PIP_time_limited.sof" 7.Load this sof file into the FPGA and the demonstration will have at most one hour to be modified. In another words, the VGA output will be turned off after one hour. If users want to know more information about this demonstration, please contact us at support@terasic.com.
2022-12-06 11:08:38 30.57MB 友晶 DE2-70 开发板例程
1
本文为小天鹅空调通讯电路图,下面一起来学习一下
2022-12-06 10:34:03 74KB 空调 电路图 原理图 文章
1
1)基于STM32的ADC仿真设计(包含源程序及Proteus仿真文件) 2)基于51单片机ADC的热敏电阻测温装置制作包含仿真及源程序 3)基于单片机的DAC0832三角波的产生和输出设计 包含程序与Proteus仿真文件 4)基于51单片机+ADC0809的数字电压表仿真设计 包含仿真及程序 5)基于51单片机的ADC0832浇花系统Proteus仿真设计 包含程序及仿真 6)基于51单片机+ADC0808的八路数字电压表仿真设计资料 包含程序、PCB原理图、仿真文件 7)基于51单片机ADC0834简易数字电压表仿真设计资料 包含源程序及仿真文件 8)基于单片机ADC0832调节频率输出仿真设计资料 9) 基于单片机ADC0832设计的两路电压表仿真设计资料 10)基于STM32单片机ADC实验+DAC实验例程7个合集包含源程序及文档说明 11)ADC-DAC-PWM相关资料&实验例程&基本框架&参考资料等 12)基于STC89C52单片机控制MCP4725_12位DA转换器例程V0引脚接GND
2022-12-05 17:47:35 68.48MB 模数转换 ADC DAC
全自动给QQ群上传群文件易语言源码 小奢华
2022-12-05 16:45:35 1.04MB 易语言例程
1
PIC18f458开发例程,涉及各个功能,包括can通信,232通信等。 void CAN_Send1(unsigned char *CAN_TX_Buf, unsigned char DLC) { unsigned char i; CLRWDT(); TXB0REQ = 0; //首先,禁止发送 TXB0IF = 0; //清空发送完成标志 TXB0DLC = DLC; //CANCON=0X00; for(i = 0; i
2022-12-05 16:32:19 440KB pic18 pic 开发例程 pic18F458
1
6818linux开发板 usb摄像头使用例程 有两种图片格式的:jpeg和yuyv
2022-12-05 15:02:57 39KB linux 摄像头 usb
1
Lattice FPGA CPLD Semiconductor 全系列芯片原理图库+PCB封装库(AD集成库): Lattice FPGA EC.IntLib Lattice FPGA ECP.IntLib Lattice FPGA ECP2.IntLib Lattice FPGA ECP2M.IntLib Lattice FPGA MachXO.IntLib Lattice FPGA MachXO2.IntLib Lattice FPGA SC.IntLib Lattice FPGA XP.IntLib Lattice FPGA XP2.IntLib Lattice iCE40 Lattice iCE40.IntLib Lattice Semiconductor ECP3.IntLib Lattice Semiconductor ispMACH 4000B.IntLib Lattice Semiconductor ispMACH 4000C.IntLib Lattice Semiconductor ispMACH 4000V.IntLib Lattice Semiconductor ispMACH 4000Z.IntLib Lattice Semiconductor ispMACH 4000ZE.IntLib
全志原理图 A83T 详细原理图 安卓平板电脑原理图
2022-12-04 17:22:52 823KB A83
1