This document defines the PWM control chip features for the VRD12, VRM12 & IMVP7
CPU dc-dc converters used in Intel platforms. VR12/IMVP7 includes a Serial VID (SVID)
interface; benefits of SVID can be seen in reduced number of required pins and 2 way
communications between the CPU and VR. Future platform power delivery design
guidelines will contain the actual platform implementations for IMVP7 or VRD12 in
mobility, desktop and server market segments and takes precedent over targets shown
in this document.
2021-04-22 15:54:49
654KB
1
Pulse Width Modulation For Power Converters 电力电子变换器PWM技术原理与实践 原书清晰版PDF
2021-03-25 10:39:47
62.82MB
1
IOS OC 获取UI控件的X Y W H的值 方便做约束
// 自动创建get 和 set 方法。
// 自动创建get 和 set 方法。
@property (nonatomic, assign) CGFloat ocWidth;
@property (nonatomic, assign) CGFloat ocHeight;
@property (nonatomic, assign) CGFloat ocLeft;
@property (nonatomic, assign) CGFloat ocTop;
@property (nonatomic, assign) CGF
2021-02-22 22:02:13
5.18MB
1
相关文章：Edge-Based Color Constancy 中提出闵可夫斯基模型，统一了两大经典白平衡算法，并衍生出gray edge算法，同时 Shades of Grey也符合该模型
2019-12-21 21:06:32
190KB
1