This Target Specification describes the Infineon AURIX™ TC3xx Platform family, a range of 32-bit multicore microcontrollers based on the Infineon TriCore™ Architecture. This family document covers the superset functionality. It is supplemented by a separate device specific document “Appendix” that covers differences of a particular device to this family superset.

The AURIX™ TC3xx Platform has three independent on-chip connectivity resources: • System Resource Interconnect Fabric (SRI Fabric) • System Peripheral Bus (SPB) • Back Bone Bus (BBB) The SRI Fabric connects the TriCore CPUs, the DMA module, and other high bandwidth requestors to high bandwidth memories and other resources for instruction fetches and data accesses.